R13 Code No: 114AF JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, May 2016 DIGITAL DESIGN USING VERILOG HDL (Electronics and Communication Engineering) Time: 3 Hours Max. Marks: 75 Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A (25 Marks) 1.a) What is functional verification? [2] :::b)c) Write short notes on programming language Interface. :[3]::: Define tri-gate state. -[2] d) What is array of Instances of primitives? [3] Define Initial Construct. e) [2] f) Define Blocking and Non-Blocking assignments. [3] g) Explain Bi-Directional gates. [2] :[3]... h) Explain parameter declaration and assignments. Explain Feedback model. 121 i) Explain test bench techniques. [3] PART - B (50 Marks) Define the following terms relevant to Verilog HDL. a) Simulation versus synthesis b) PLI c) System Tasks. [3+3+4]OR Explain port declaration with an example using Verilog code. 3.a) Write about white space characters and variables with examples. $.[5\pm5]$ 4.a) What is a three-state gate and explain each type of three-state gate with truth b) Design module and a test bench for a half-adder. [5+5]OR ·5.a) Explain NMOS enhancement with conditions. ::: b) Write a Verilog HDL code for n-bit right-to-left shift register using data flow level. [5+5]6.a) What is difference between an Intra statement delay and an Inter statement delay? Explain using an example. Write the differences between begin-end and fork-blocks with examples. : [5+5]

OR

[5+5]

Write syntax for while loop and write a Verilog code for n-bit Johnson counter. What is the difference between a sequential block and a parallel block? Explain

7.a

b)

using an example.

	8.a) Design half-adder using CMOS switches. b) Write about basic switch primitives. 9.a) What do you mean by user defined primitives (UDP) and explain					[5+5] he types with	*** **** **** **** **** * * * *
	b)	examples? Explain edge sensitive path using an example.				[5+5]	
X	10.a) b)	What are the rules write a Verilog mo		to declare and use	the bidirectional	lines?	494 9449 2 4 5 4 8 5 4 8 5 4 8 6 7 8 6 6 7 9 8 6
	11.a) b)	Explain in detail ab What is the use of example.	out formal veri of assert cycle	fication of a syster	m. sert next? Exp	lain using an [5+5]	
***** * * * * * * * * * * * * * * * * * * * * * * * *	**** * **** * * * * * * * * * * * * *		***	00O00:	KAN CAN KAN KAN KAN KAN KAN KAN KAN KAN KAN K		X+X
**** * * * * * * * * *	**************************************		**************************************		X	SR	# # # # # # # # # # # # # # # # # # #
						12 (1994년) 1 - 14 (1994년) 1 - 14 (1994년)	
**** **** ****	*** X**X * * * * * * * * * * * * * * *		**** *********************************	*** X*** *** X **** *** X **** *** X ****	***************************************		*** **** *** **** *** ****
	886 X8XX X X 6 X X X 8 X X X 8 X X X 8 X X X 8 X		*** **** **** *** *** *** *** *** ***	ÜR	*** **** *** **** *** * ***		X X 6 9672 X X 6 5 0 4 X 6 0 4 X 6 0 5 X 6 0 5 X 7 0 7 X 7
	*** **** * **** * **** * * * * * * * *		*** **** * * * * * * * * * * * * * * *	ER		**************************************	x + x + x + x + x + x + x + x + x + x +
**************************************	*** *** * * * * * * * * * * * * * * * * * * * * * * * * * *	ÜÜ	*** **** **** *** **** ***				*** **** * * * * * * * * * * * * * * *
AND	X * X * X * X * X * X * X * X * X * X *	ER	N	AND MANY AND MANY AND MANY AND MANY			*** **** * * * * * *** * * * * * * * *